ANTARES[1] is an undersea neutrino telescope to be deployed at a site located 40 km south of Toulon in France, at a depth of 2400 m. Its sky coverage is of 3.6π sr with 1.6π sr overlap with the AMANDA[2] neutrino telescope. The scientific aims are the exploration of highenergy phenomena in astrophysical objects, the study of topological defects in the universe, and the search for neutrinos produced in the annihilation processes of neutralinos captured at the center of earth, in the sun, or in the galaxy. The ANTARES neutrino telescope uses the detection of upward-going muons as a signature of a muon neutrino interaction in the matter upstream of the detector. Muons emit Cerenkov light as they pass through sea water. The light detected by 900 optical modules (OMs) housing 10" diameter Hamamatsu photomultiplier tubes (PMTs) oriented at an angle of 45 degrees below the horizontal allows the determination of the incoming track direction. This goal is achieved by measuring the charge and the arrival time of each photon detected by the OMs. All information coming from ten detection lines, each consisting of 30 storeys of three OMs is transmitted to the shore through optical fibres in a single electro-optical cable. The large number of detector channels, combined with the optical link makes power consumption minimization and data compression mandatory. Considering the high reliability needs and the cost aspect, the ANTARES collaboration developed a front-end electronics ASIC, the Analog Ring Sampler (ARS1). The ARS1 is based on two previous circuits ARS0 and ARS_SPE [2] previously developed during the R&D phase of ANTARES. 
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FRONT-END ELECTRONICS
A pair of ARS1 circuits is connected to the outputs of each optical module. They work in flip-flop mode to minimise dead time. The active ARS1 records any pulse shape coming from the PMT that crosses a user-defined threshold. The mode of operation is based on the discrimination between single photoelectron (SPE) --when the OM is hit by one photon --and complex ("waveform") signals --when several photons hit the OM. In the SPE case, the circuit provides a measurement of the charge and arrival time of the photon with respect to a clock signal distributed all over the detector. In the "waveform" case, the ARS1 samples the pulse shape. Since SPE pulses amount to 99% of the events, this processing helps minimising power consumption, dead time and dataflow. The ARS1 chip is designed to measure charges to better than 10% relative precision on SPEs and arrival times to a precision of around 0.5 ns. The anode, the anode signal divided by five and an earlier stage dynode of the PMT are connected to three channels of the sampler, allowing the analysis of large signal pulses. The last channel samples the 20 MHz reference clock used for the synchronisation of the whole detector. The four channels are sampled synchronously. The PMT anode is also connected to the threshold comparator, to the integrator and to the pulse shape discriminator. The digital data output goes to a DAQ board for storage, multiplexing and transmission to the shore. All digital communication signals use differential current logics with a 50 µA differential level to avoid perturbation of analogue signals. All the integrated functions of the circuit are parameterized via a 239 bit scan path serial link. Two additional functions needed for the monitoring of the experiment are implemented. A flag is generated when the event rate reaches a predefined level in case of bioluminescence in the surrounding sea water. Electronic pulses synchronous to the ARS1 clock can be sent to an external photodiode to inject light into the OM for time calibration purposes.
"ÃAVI8UDPI6GÃDESCRIPTIONÃ
The circuit uses 0.8µ m CMOS AMS technology and consists of 68,000 transistors with a total surface of 23 mm 2 . It contains 24 DACs for parameter control, two 8-bit ADCs, a pulse shape discriminator, a charge integrator, a time-to-voltage converter, a 16-cell pipeline to store event data and a 4-channel 128-memory cells 1GHz analogue sampler (Figure 1 The ARS1 is an asynchronous circuit, driven by the pulse coming from the PMT anode when the signal crosses the triggering threshold of the comparator. The pulse shape discriminator block analyses the shape of the signal and compares it to a predefined template. In parallel the pulse is sampled, time-stamped and integrated. The arrival time measurement is a time stamp (TS) value for coarse measurement and a time to-voltage converter (TVC) block, which provides a fine measurement of arrival time. At the end of the integration gate, depending on PMT signal charge and its duration, the PSD returns a binary result whether the pulse is of SPE or "waveform" type. In both cases, this information is stored in the 16-memorycell pipeline, together with the pulse charge, the TVC and TS values. If the pulse is of the "waveform" type, sampling keeps running for the 128-sample depth period before stopping. Signal samples are kept in memory in the fast sampling cells, outside the pipeline, awaiting a general readout request. In the chosen architecture, the ARS1 chip can store up to 16 SPE events but only one complex waveform pulse in the sampler. Fast sampling being no longer available during the waveform event lifetime data taking is taken over by the second chip. In this section the main electronic blocks of ARS1 circuit are detailed.
#hÃQyrÃuhrÃqvpvvhÃQT9Ã SPE events have a generic shape, and do not need to be digitized. It is only necessary to measure their charge and arrival time. "Waveform" pulses are unpredictable and must be fully digitized. It is the aim of the PSD to decide whether the anode signal is of SPE type or not. Three criteria are used to discriminate these two cases ( Figure 2 ): (1) Pulse amplitude. A comparator sets a threshold to a pulse level in the range between 2 and 10 photoelectrons.
(2) Time over threshold. The pulse width must be shorter than a duration settable between 10ns and 50ns.
(3) A multiplicity of pulses during the PSD window. All values of these criteria can be set by slow control via the scan path. The PSD is triggered by the L0 signal and gives its decision in a binary format after the integration gate ends. Depending on the binary result, only charge and time measurements are made for a detected SPE while for "waveform" signals samples are digitized. Up to four 128-cell channels are sampled at a frequency set between 300 MHz and 1 GHz. We used 1 GHz for testing the chip. The principle of the fast sampling is based on track and hold cell. [3] . A cell in track mode has its internal capacitor connected to the input through a switch. The capacitor voltage follows the input signal until the switch is opened, leaving the cell in hold phase, keeping in memory the input voltage. The sampling frequency is defined by the propagation delay of the hold command between two consecutive storage cells. It is tunable between 1 ns and 3 ns. The fast sampling runs continuously, connecting the last cell back to the first cell as a ring.
When the PSD has detected a "waveform" event, it adds this information to the current cell of the pipeline. At the same time, the fast sampling receives a "stop-erasing" signal. The number of cells in hold mode increases until all the 128 cells are in hold mode, stopping the sampling and keeping in memory the input signal shape. The samples can be kept for up to 1ms before being digitised. Measured noise, combining the ASIC and the test bench noises, is around 5mV RMS. Figure 3 displays several sampled signal. The SPE mode consists of measuring the charge and the arrival time of the PMT anode pulse relative to the 20 MHz reference clock . As the arrival of an anode pulse is random, and as we want to integrate all the charge, the integration is made by parts. The full charge is the sum of a first integration before the pulse crossed the L0 threshold with a second integration made after this time. For the experiment, the transfer function slope is set to 4.5mV/pC (5% fluctuation from one ASIC to an other) to optimize the dynamics of the integrator (Figure 4) . The relative error is about 1% compared to a 10% specification. The arrival time is measured in two parts: A time stamp is provided for long-term time information when the trigger L0 was crossed. It is a 24 bit counter clocked by the 20 MHz reference clock. The least significant bit of the counter is the reference clock itself in order to avoid any ambiguity in the time stamp value with respect to the Time Voltage Converter (TVC). The TVC is a ramp generator given a voltage proportional to the reference clock period. As soon as an anode pulse crosses the L0 threshold, the ramp is frozen and memorized. The arrival time is found from the time stamp digital value and the analogue TVC value, which will be digitized later on one of the two internal ADC. The average measured noise corresponds to 800ps jitter on a linearity of 200ps on several ARS1. The noise is twice that expected but it is dominated by external sources. The value remains sufficiently good for the application (Figure 5 ). An external signal, the Reset Time Stamp (RTS) arrives periodically to reset the counter to give a time start. Counting each RTS period plus the time stamp value and the TVC value gives an accurate date of the event if it is SPE. Otherwise, we use the shape of the pulse with respect to the digitized reference clock. Both values are saved in one of the pipeline cells if it is not full, waiting for a readout request. The pipeline consists of 16 analogue and digital memory cells to store charge, TVC analogue values, a Time Stamp value and two words of binary information. One bit indicates if the event is of "waveform" type and a second indicates if the sampler contains the waveform shape. Indeed, when the sampler is in dead time and another waveform type is detected, it is treated as a SPE. Thus, the pipeline frees the integrator, the TVC and the Time stamp in few 100 ns, after having written data in a memory cell. Memory cell values must be stored until a trigger request arrives or until the wait time has ended. Depending on the detector size and the distance between ARS1 and L2 elaboration triggers, the acceptance window of L2 could reach several tens of microseconds. Until the pipeline is full, the ARS1 can accept events into this memory to reduce its dead time.
A write manager, a trigger manager and a read manager control the pipeline. A trigger manager is used to authorize readout requests during the write time. A L1 readout request might follow the L0 signal by only few tens of ns (near coincidence) and must be accepted during the pipeline write phase. L2 readout requests must come later, depending on the detector size and the distance between the L2 trigger builder and the ARS1. The acceptance window must therefore start after a wait time which started when the memory cell was written and could end few microseconds later The L1 and L2 acceptance window and the L2 waiting time are set by slow control parameters.
#rÃSrhqÃqhhÃ
The ARS1 can send other information besides the SPE and Waveform event data to shore. Each time slow control data is sent, a status event is generated to give a time stamp. The previous value of the time stamp counter is sent after the ARS1 received a RTS signal. The ARS1 can also monitor the event rate and send a counting rate monitor event to the shore, giving the event rate. The ARS1 can manage six types of events shown with their (priority) levels;: As soon as an event is ready to be sent, the read operation consists of connecting the storage capacitor for analogue value to one of the two 8 bit ADC's inputs. Digital values are sent directly to the digital data formatter, waiting all data corresponding to the processed event. After digitization, all data is put in series and provided on one single output signal clocked by an external readout clock. Events have a common format consisting of a header followed by data . For analogue data processing, ARS1 has two identical 8-bit ADCs of successive approximation type. Conversion is clocked at 10 MHz, meaning that eight periods are needed to complete a conversion. As six analogue measurements with completely different range have to be digitized on only two ADCs, it is possible to change the LSB value and the maximum convertible voltage. Each ADC has a three-cell memory bank, each bank filled with the LSB and the maximum ADC amplitude value. These parameters are changeable by slow control. Figure 6 shows an example of transfer function for 3 parameters setting. It displays the full scale of the ADC (4.87V,19.6mV), scales chosen for charge (2.87V,5.75mV), and for TVC (4.495V,8.6mV) conversion values. The usable range in full scale for the ADC is from 1 V to 4.87V. In practice, ARS1 cannot use the lowest possible scale. The minimum LSB with correct linearity is 3 mV. This value is however lower than the 6 mV specification for this application. In order to limit the dead time of ARS1 during acquisition, two ARS1 can be daisy chained together. The communication protocol is based on a token, which is transmitted from one ARS1 to the other. As soon as a L0 trigger signal exists, the ARS1 with the token, will make the measurement before passing the token to the other if is available for the next event (not in dead time). The ARS1 has 75 parameters representing 239 bits. A slow control sequence is initiated each time it is required to program the circuit. It is a serial protocol. A scan path throughout the circuit from one register to another constitutes the slow control architecture. Each register controls DACs. They are 24 of these DAC with 3 to 8 bits inputs . A state machine decodes the slow control frame coming from an external bus common to all ARS1 chips. The ARS1 also contains a LED pulse generator. This function allows the triggering of an external photodiode, producing light in front of PMTs. The generator provides one or 1024 pulses of at least 50 ns width on the output, determined by a slow control setting.
#tÃ9rhqÃUvrÃhhyvÃ
The ARS1 dead time is the convolution of three independent contributions;
(1) that associated with the TVC and integration measurement. When an ARS1 is processing an event, it cannot process a new event. This dead time depends of the integration gate and of the write time in the pipeline. It is evaluated from 120 ns to 500 ns according to the data set by slow control;
(2) that associated to the sampler. When an event is declared "waveform", the ARS1 stores all the samples until they are read or erased. It takes up to 60 µs to take the decision and 335 µs to sent out data for the 4 channels; (3) the saturation of the pipeline memory. This depends on the readout clock frequency used to unload the cell information. Taking into account the observed counting rates at the ANTARES site the total dead time of the detector will be limited to less than 5%. Figure 6 illustrates simulation of dead time when an ARS1 is used without pipeline, with a pipeline and when two ARS1 are chained together. 
CONCLUSION
The ARS1 chip has shown to match the requirements of ANTARES. It is a step to the future in microelectronics for physics. The circuit is not only a part of a measurement system but is a system in itself. It makes decisions online to reduce dead time. The consumption of the chip relative to the number of the integrated electronic function is low with less than 200mW under a 5V power supply. It will be used for the prototyping of six detection nodes in 2002.
